Features

- Compatible with MCS®-51 Products
- 32K Bytes of Reprogrammable Flash Memory
- Endurance: 1000 Write/Erase Cycles
- 4V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 512 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Eight Interrupt Sources
- Programmable Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Hardware Watchdog Timer
- Dual Data Pointer
- Power-off Flag
- · Green (Pb/Halide-free) Packaging Option

Description

The AT89C51RC is a low-power, high-performance CMOS 8-bit microcontroller with 32K bytes of Flash programmable read-only memory and 512 bytes of RAM. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 and 80C52 instruction set and pinout. The on-chip Flash allows the program memory to be user programmed by a conventional nonvolatile memory programmer. A total of 512 bytes of internal RAM are available in the AT89C51RC. The 256-byte expanded internal RAM is accessed via MOVX instructions after clearing bit 1 in the SFR located at address 8EH. The other 256-byte RAM segment is accessed the same way as the Atmel AT89-series and other 8052-compatible products. By combining a versatile 8-bit CPU with Flash on a monolithic chip, the Atmel AT89C51RC is a powerful microcomputer which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89C51RC provides the following standard features: 32K bytes of Flash, 512 bytes of RAM, 32 I/O lines, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89C51RC is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next external interrupt or hardware reset.



8-bit Microcontroller with 32K Bytes Flash


AT89C51RC






2. Pin Configurations


2.1 44A – 44-lead TQFP




2.2 44J – 44-lead PLCC



2.3 40P6 – 40-lead PDIP



3. Block Diagram







4. Pin Description

4.1 VCC

Supply voltage.

4.2 GND

Ground.

4.3 Port 0

Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pull-ups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. **External pull-ups are required during program verification.**

4.4 Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pull-ups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

| Port Pin | Alternate Functions | | | |
|----------|---|--|--|--|
| P1.0 | T2 (external count input to Timer/Counter 2), clock-out | | | |
| P1.1 | T2EX (Timer/Counter 2 capture/reload trigger and direction control) | | | |

4.5 Port 2

Port 2 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{II}) because of the internal pull-ups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

4.6 Port 3

Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current ($I_{\rm IL}$) because of the pull-ups.

Port 3 receives some control signals for Flash programming and verification.

Port 3 also serves the functions of various special features of the AT89C51RC, as shown in the following table.

| Port Pin | Alternate Functions | | | |
|----------|--|--|--|--|
| P3.0 | RXD (serial input port) | | | |
| P3.1 | TXD (serial output port) | | | |
| P3.2 | ĪNT0 (external interrupt 0) | | | |
| P3.3 | INT1 (external interrupt 1) | | | |
| P3.4 | T0 (timer 0 external input) | | | |
| P3.5 | T1 (timer 1 external input) | | | |
| P3.6 | WR (external data memory write strobe) | | | |
| P3.7 | RD (external data memory read strobe) | | | |

4.7 RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 98 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

4.8 ALE/PROG

Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

4.9 PSEN

Program Store Enable is the read strobe to external program memory.

When the AT89C51RC is executing code from external program memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory.





4.10 **EA/VPP**

External Access Enable. $\overline{\mathsf{EA}}$ must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed, $\overline{\mathsf{EA}}$ will be internally latched on reset.

 $\overline{\mathsf{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

4.11 XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

4.12 XTAL2

Output from the inverting oscillator amplifier.

5. Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 5-1.

Table 5-1. AT89C51RC SFR Map and Reset Values

| 1 | | | • | | | | | | |
|------|-------------------|-------------------|--------------------|--------------------|------------------|------------------|--------------------|------------------|------|
| 0F8H | | | | | | | | | 0FFH |
| 0F0H | B 00000000 | | | | | | | | 0F7H |
| 0E8H | | | | | | | | | 0EFH |
| 0E0H | ACC 00000000 | | | | | | | | 0E7H |
| 0D8H | | | | | | | | | 0DFH |
| 0D0H | PSW 00000000 | | | | | | | | 0D7H |
| 0C8H | T2CON 00000000 | T2MOD XXXXXX00 | RCAP2L 00000000 | RCAP2H 00000000 | TL2 00000000 | TH2 00000000 | | | 0CFH |
| 0C0H | | | | | | | | | 0C7H |
| 0B8H | IP XX000000 | | | | | | | | 0BFH |
| 0B0H | P3 11111111 | | | | | | | | 0B7H |
| 0A8H | IE 0X000000 | | | | | | | | 0AFH |
| 0A0H | P2 11111111 | | AUXR1 XXXXXXX0 | | | | WDTRST XXXXXXXX | | 0A7H |
| 98H | SCON 00000000 | SBUF XXXXXXXX | | | | | | | 9FH |
| 90H | P1 11111111 | | | | | | | | 97H |
| 88H | TCON 00000000 | TMOD 00000000 | TL0 00000000 | TL1 00000000 | TH0 00000000 | TH1 00000000 | AUXR XXX00X00 | | 8FH |
| 80H | P0 11111111 | SP 00000111 | DP0L 00000000 | DP0H 00000000 | DP1L 00000000 | DP1H 00000000 | | PCON 0XXX0000 | 87H |

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

Timer 2 Registers: Control and status bits are contained in registers T2CON (shown in Table 5-2) and T2MOD (shown in Table 13-1 and Table 5-4) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit autoreload mode.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by reset.





Table 5-2. T2CON – Timer/Counter 2 Control Register

| T2CON | Address = 00 | C8H | | | F | Reset Value = | 0000 0000B | |
|-----------------|--------------|------|------|------|-------|---------------|------------|--------|
| Bit Addressable | | | | | | | | |
| D:4 | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| Symbol | Function |
|--------|--|
| TF2 | Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1. |
| EXF2 | Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1). |
| RCLK | Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock. |
| TCLK | Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock. |
| EXEN2 | Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX. |
| TR2 | Start/Stop control for Timer 2. TR2 = 1 starts the timer. |
| C/T2 | Timer or counter select for Timer 2. $C/\overline{T2} = 0$ for timer function. $C/\overline{T2} = 1$ for external event counter (falling edge triggered). |
| CP/RL2 | Capture/Reload select. $CP/\overline{RL2} = 1$ causes captures to occur on negative transitions at T2EX if EXEN2 = 1. $CP/\overline{RL2} = 0$ causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow. |

Table 5-3.AUXR: Auxiliary Register

| AUXR | Address = 8EH Reset Value = XXX00X00B | | | | | | | | XX00X00B | |
|--------|---------------------------------------|--|--------------|---------------|---------------|----------------|------|--------|----------|--|
| | Not Bit Addressable | | | | | | | | | |
| | | _ | _ | _ | WDIDLE | DISRTO | _ | EXTRAM | DISALE | |
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | | | | | | | | |
| _ | Reserved for future expansion | | | | | | | | | |
| DISALE | Disable/Enal | ole ALE | | | | | | | | |
| | DISALE | Operating | Mode | | | | | | | |
| | 0 | ALE is emi | tted at a co | nstant rate | of 1/6 the os | cillator frequ | ency | | | |
| | 1 | ALE is active only during a MOVX or MOVC instruction | | | | | | | | |
| EXTRAM | Internal/Exte | rnal RAM ac | cess using | MOVX @ F | Ri/@DPTR | | | | | |
| | EXTRAM | Operating | Mode | | | | | | | |
| | 0 | Internal EF | RAM (00H-I | FFH) access | s using MOV | X @ Ri/@DF | PTR | | | |
| | 1 | External da | ata memor | access / | | | | | | |
| DISRTO | Disable/Enal | ole Reset ou | t | | | | | | | |
| | DISRTO | Operating | Mode | | | | | | | |
| | 0 | Reset pin i | s driven Hi | gh after WD | T times out | | | | | |
| | 1 | Reset pin i | s input only | / | | | | | | |
| WDIDLE | Disable/Enal | ole WDT in I | DLE mode | | | | | | | |
| | WDIDLE | Operating | Mode | | | | | | | |
| | 0 | WDT conti | nues to cou | unt in IDLE i | mode | | | | | |
| | 1 | WDT halts | counting ir | n IDLE mode | Э | | | | | |

Table 5-4.AUXR1: Auxiliary Register 1

| AUXR1 | Address | Address = A2H | | | | | | et Value = XX | XXXXXX0B |
|----------|---|-----------------------------------|------------|-------------|-----|---|---|---------------|----------|
| | Not Bit A | ddressable | | | | | | | |
| | | _ | _ | _ | _ | _ | _ | _ | DPS |
| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| - DPS | Reserved for future expansion Data Pointer Register Select | | | | | | | | |
| ы | DPS | - | | | | | | | |
| | 0 | Selects DPTR Registers DP0L, DP0H | | | | | | | |
| | 1 | Selects DI | PTR Regist | ers DP1L, D | P1H | | | | |





6. Memory Organization

The MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

7. Program Memory

If the \overline{EA} pin is connected to GND, all program fetches are directed to external memory.

On the AT89C51RC, if $\overline{\text{EA}}$ is connected to V_{CC}, program fetches to addresses 0000H through 7FFFH are directed to internal memory and fetches to addresses 8000H through FFFFH are to external memory.

7.1 Data Memory

The AT89C51RC has internal data memory that is mapped into four separate segments: the lower 128 bytes of RAM, upper 128 bytes of RAM, 128 bytes special function register (SFR) and 256 bytes expanded RAM (ERAM).

The four segments are:

- The Lower 128 bytes of RAM (addresses 00H to 7FH) are directly and indirectly addressable.
- 2. The Upper 128 bytes of RAM (addresses 80H to FFH) are indirectly addressable only.
- 3. The Special Function Registers, SFRs, (addresses 80H to FFH) are directly addressable only.
- 4. The 256-byte expanded RAM (ERAM, 00H-FFH) is indirectly accessed by MOVX instructions, and with the EXTRAM bit cleared.

The Lower 128 bytes can be accessed by either direct or indirect addressing. The Upper 128 bytes can be accessed by indirect addressing only. The Upper 128 bytes occupy the same address space as the SFR. This means they have the same address, but are physically separate from the SFR space.

When an instruction accesses an internal location above address 7FH, the CPU knows whether the access is to the upper 128 bytes of data RAM or to SFR space by the addressing mode used in the instruction. Instructions that use direct addressing access SFR space. For example:

```
MOV 0A0H, # data
```

accesses the SFR at location 0S0H (which is P2). Instructions that use indirect addressing access the Upper 128 bytes of data RAM. For example:

```
MOV@R0, # data
```

where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.


The 256 bytes of ERAM can be accessed by indirect addressing, with EXTRAM bit cleared and MOVX instructions. This part of memory is physically located on-chip, logically occupying the first 256 bytes of external data memory.

With EXTRAM = 0, the ERAM is indirectly addressed, using the MOVX instruction in combination with any of the registers R0, R1 of the selected bank or DPTR. An access to ERAM will not affect ports P0, P2, P3.6 (\overline{WR}), and P3.7 (\overline{RD}). For example, with EXTRAM = 0,

```
MOVX@R0, # data
```

where R0 contains 0A0H, accesses the ERAM at address 0A0H rather than external memory. An access to external data memory locations higher than FFH (i.e. 0100H to FFFFH) will be performed with the MOVX DPTR instructions in the same way as in the standard 80C51, i.e., with P0 and P2 as data/address bus, and P3.6 and P3.7 as write and read timing signals (see Figure 7-1).

Figure 7-1. Internal and External Data Memory Address (with EXTRAM = 0)



With EXTRAM = 1, MOVX @ Ri and MOVX@DPTR will be similar to the standard 80C51. MOVX@Ri will provide an 8-bit address multiplexed with data on Port 0 and any output port pins can be used to output higher-order address bits. This is to provide the external paging capability. MOVX@DPTR will generate a 16-bit address. Port 2 outputs the high-order 8 address bits (the contents of DP0H), while Port 0 multiplexes the low-order 8 address bits (the contents of DP0L) with data. MOVX@Ri and MOVX@DPTR will generate either read or write signals on P3.6 ($\overline{\text{WR}}$) and P3.7 ($\overline{\text{RD}}$).

The stack pointer (SP) may be located anywhere in the 256 bytes RAM (lower and upper RAM) internal data memory. The stack may not be located in the ERAM.

8. Hardware Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 13-bit counter and the WatchDog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.





9. Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 13-bit counter overflows when it reaches 8191 (1FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must re-initialize the WDT at least every 8191 machine cycles. To re-initialize the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 98xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

10. WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89C51RC is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89C51RC while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

11. UART

The UART in the AT89C51RC operates the same way as the UART in the AT89C51 and AT89C52. For more detailed information on the UART operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

12. Timer 0 and 1

Timer 0 and Timer 1 in the AT89C51RC operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers' operation, please click on the document link below:

http://www.atmel.com/dyn/resources/prod_documents/DOC4316.PDF

13. Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{T2}$ in the SFR T2CON (shown in Table 5-2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 13-1.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

| | U | | |
|------------|--------|-----|---------------------|
| RCLK +TCLK | CP/RL2 | TR2 | MODE |
| 0 | 0 | 1 | 16-bit Auto-reload |
| 0 | 1 | 1 | 16-bit Capture |
| 1 | Х | 1 | Baud Rate Generator |
| X | X | 0 | (Off) |

Table 13-1. Timer 2 Operating Modes

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

13.1 Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 13-1.





13.2 Auto-Reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 13-2). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

Figure 13-2 shows Timer 2 automatically counting up when DCEN=0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture Mode RCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 13-2. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

Figure 13-1. Timer in Capture Mode




Figure 13-2. Timer 2 Auto Reload Mode (DCEN = 0)





Table 13-2. T2MOD—Timer 2 Mode Control Register

| T2MOD | Address = 0 | C9H | | | Re | eset Value = X | XXX XX00B | |
|---------|-------------|-----|---|---|----|----------------|-----------|------|
| Not Bit | Addressable | | | | | | | |
| | _ | _ | _ | _ | _ | _ | T2OE | DCEN |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| Symbol | Function | |
|--------|--|--|
| _ | Not implemented, reserved for future | |
| T2OE | Timer 2 Output Enable bit | |
| DCEN | When set, this bit allows Timer 2 to be configured as an up/down counter | |

Figure 13-3. Timer 2 Auto Reload Mode (DCEN = 1)





14. Baud Rate Generator


Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 5-2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 14-1.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Mdes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

Figure 14-1. Timer 2 in Baud Rate Generator Mode



The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation ($CP/\overline{T2} = 0$). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536-\text{RCAP2H}, \text{RCAP2L})]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 14-1. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an inter-

rupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

15. Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 15-1. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.


To configure the Timer/Counter 2 as a clock generator, bit $C/\overline{T2}$ (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock-Out Frequency =
$$\frac{\text{Oscillator Frequency}}{4 \times [65536-(\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

Figure 15-1. Timer 2 in Clock-Out Mode





16. Interrupts

The AT89C51RC has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 16-1.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 14-1 shows that bit position IE.6 is unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.


Table 16-1. Interrupt Enable (IE) Register

| (MSB) | (LSB) | | | | | | |
|---------------------------------------|------------------|--------------|----|-----|-----|-----|-----|
| EA | _ | ET2 | ES | ET1 | EX1 | ET0 | EX0 |
| Enable Bit = 1 enables the interrupt. | | | | | | | |
| Enable Bit | = 0 disables the | e interrupt. | | | | | |

| Symbol | Position | Function |
|---------------------|---------------------|---|
| EA | IE.7 | Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. |
| _ | IE.6 | Reserved. |
| ET2 | IE.5 | Timer 2 interrupt enable bit. |
| ES | IE.4 | Serial Port interrupt enable bit. |
| ET1 | IE.3 | Timer 1 interrupt enable bit. |
| EX1 | IE.2 | External interrupt 1 enable bit. |
| ET0 | IE.1 | Timer 0 interrupt enable bit. |
| EX0 | IE.0 | External interrupt 0 enable bit. |
| User software shoul | d never write 1s to | reserved bits, because they may be used in future AT89 |

products.

Figure 16-1. Interrupt Sources



17. Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 19-1. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 19-2. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

18. Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.






19. Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

Figure 19-1. Oscillator Connections



Note: C1, C2 = 30 pF \pm 10 pF for Crystals = 40 pF \pm 10 pF for Ceramic Resonators

Figure 19-2. External Clock Drive Configuration




Table 19-1. Status of External Pins During Idle and Power-down Modes

| Mode | Program Memory | ALE | PSEN | PORT0 | PORT1 | PORT2 | PORT3 |
|------------|-------------------|-----|------|-------|-------|---------|-------|
| Idle | Internal | 1 | 1 | Data | Data | Data | Data |
| Idle | External | 1 | 1 | Float | Data | Address | Data |
| Power-down | Internal | 0 | 0 | Data | Data | Data | Data |
| Power-down | External | 0 | 0 | Float | Data | Data | Data |

20. Program Memory Lock Bits

The AT89C51RC has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in Table 20-1.

Table 20-1. Lock Bit Protection Modes

| Program Lock Bits | | | | |
|-------------------|-----|-----|-----|--|
| | LB1 | LB2 | LB3 | Protection Type |
| 1 | U | U | U | No program lock features |
| 2 | Р | U | U | MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled |
| 3 | Р | Р | U | Same as mode 2, but verify is also disabled |
| 4 | Р | Р | Р | Same as mode 3, but external execution is also disabled |

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

21. Programming the Flash

The AT89C51RC is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89C51RC code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89C51RC, the address, data, and control signals should be set up according to Table 22-1 and Figures 22-1 and 22-2. To program the AT89C51RC, take the following steps:

- 1. Input the desired memory location on the address lines.
- 2. Input the appropriate data byte on the data lines.
- 3. Activate the correct combination of control signals.
- 4. Raise \overline{EA}/V_{PP} to 12V.
- 5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 μs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.





Chip Erase Sequence: Before the AT89C51RC can be reprogrammed, a Chip Erase operation needs to be performed. To erase the contents of the AT89C51RC, follow this sequence:

- 1. Raise V_{CC} to 6.5V.
- 2. Pulse ALE/PROG once (duration of 200 ns 500 ns) and wait for 150 ms.
- 3. Power V_{CC} down and up to 6.5V.
- 4. Pulse ALE/PROG once (duration of 200 ns 500 ns) and wait for 150 ms.
- 5. Power V_{CC} down and up.

Data Polling: The AT89C51RC features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/BSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows:

(000H) = 1EH indicates manufactured by Atmel

(100H) = 51H

(200H) = 07H indicates 89C51RC

22. Programming Interface

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Most major worldwide programming vendors offer support for the Atmel AT89 microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 22-1. Flash Programming Modes

| | | | | ALE/ | EA/ | | | | | | P0.7-0 | P3.4 | P2.5-0 | P1.7-0 |
|---------------------------|-----------------|-----|------|------|-----------|------|------|------|------|------|------------------------|------|---------|--------|
| Mode | V _{cc} | RST | PSEN | PROG | V_{PP} | P2.6 | P2.7 | P3.3 | P3.6 | P3.7 | Data | | Address | |
| Write Code Data | 5V | Н | L | (1) | 12 V | L | Н | Н | Н | Н | D _{IN} | A14 | A13-8 | A7-0 |
| Read Code Data | 5V | Н | L | Н | H/12 V | L | L | L | Н | Н | D _{OUT} | A14 | A13-8 | A7-0 |
| Write Lock Bit 1 | 6.5V | Н | L | (2) | 12 V | Н | Н | Н | Н | Н | Х | Х | Х | х |
| Write Lock Bit 2 | 6.5V | Н | L | (2) | 12 V | Н | Н | Н | L | L | Х | х | Х | х |
| Write Lock Bit 3 | 6.5V | Н | L | (2) | 12 V | Н | L | Н | Н | L | Х | Х | Х | Х |
| Read Lock Bits 1, 2, 3 | 5V | Н | L | Н | Н | Н | Н | L | Н | L | P0.2, P0.3, P0.4 | х | Х | х |
| Chip Erase | 6.5V | Н | L | (3) | 12V | Н | L | Н | L | L | Х | х | Х | Х |
| Read Atmel ID | 5V | Н | L | Н | Н | L | L | L | L | L | 1EH | Х | XX 0000 | 00H |
| Read Device ID | 5V | Н | L | Н | Н | L | L | L | L | L | 51H | Х | XX 0001 | 00H |
| Read Device ID | 5V | Н | L | Н | Н | L | L | L | L | L | 07H | Х | XX 0010 | 00H |

Notes: 1. Write Code Data requires a 200 ns PROG pulse.

- 2. Write Lock Bits requires a 100 µs PROG pulse.
- 3. Chip Erase requires a 200 ns 500 ns PROG pulse.
- 4. RDY/BSY signal is output on P3.0 during programming.



Figure 22-1. Programming the Flash Memory





Figure 22-2. Verifying the Flash Memory



Note: *Programming address line A14 (P3.4) is not the same as the external memory address line A14 (P2.6).

23. Flash Programming and Verification Characteristics


 $T_A = 20$ °C to 30°C, $V_{CC} = 4.5$ V to 5.5V

| Symbol | Parameter | Min | Max | Units |
|---------------------|---------------------------------------|---------------------|---------------------|-------|
| V _{PP} | Programming Supply Voltage | 11.5 | 12.5 | V |
| I _{PP} | Programming Supply Current | | 10 | mA |
| I _{cc} | V _{CC} Supply Current | | 30 | mA |
| 1/t _{CLCL} | Oscillator Frequency | 3 | 33 | MHz |
| t _{AVGL} | Address Setup to PROG Low | 48t _{CLCL} | | |
| t _{GHAX} | Address Hold after PROG | 48t _{CLCL} | | |
| t _{DVGL} | Data Setup to PROG Low | 48t _{CLCL} | | |
| t _{GHDX} | Data Hold after PROG | 48t _{CLCL} | | |
| t _{EHSH} | P2.7 (ENABLE) High to V _{PP} | 48t _{CLCL} | | |
| t _{SHGL} | V _{PP} Setup to PROG Low | 10 | | μs |
| t _{GHSL} | V _{PP} Hold after PROG | 10 | | μs |
| t _{GLGH} | PROG Width | 0.2 | 1 | μs |
| t _{AVQV} | Address to Data Valid | | 48t _{CLCL} | |
| t _{ELQV} | ENABLE Low to Data Valid | | 48t _{CLCL} | |
| t _{EHQZ} | Data Float after ENABLE | 0 | 48t _{CLCL} | |
| t _{GHBL} | PROG High to BUSY Low | | 1.0 | μs |
| t _{wc} | Byte Write Cycle Time | | 80 | μs |







24. Flash Programming and Verification Waveforms



25. Lock Bit Programming



26. Parallel Chip Erase Mode



27. Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C | |
|--|--|
| Storage Temperature65°C to +150°C | |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V | |
| Maximum Operating Voltage | |
| DC Output Current | |

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

28. DC Characteristics

The values shown in this table are valid for $T_A = -40^{\circ}C$ to $85^{\circ}C$ and $V_{CC} = 4.0V$ to 5.5V, unless otherwise noted.

| Symbol | Parameter | Condition | Min | Max | Units |
|------------------|--|---|--------------------------|--------------------------|-------|
| V _{IL} | Input Low-voltage | (Except EA) | -0.5 | 0.2 V _{CC} -0.1 | V |
| V _{IL1} | Input Low-voltage (EA) | | -0.5 | 0.2 V _{CC} -0.3 | ٧ |
| V _{IH} | Input High-voltage | (Except XTAL1, RST) | 0.2 V _{CC} +0.9 | V _{CC} +0.5 | ٧ |
| V _{IH1} | Input High-voltage | (XTAL1, RST) | 0.7 V _{CC} | V _{CC} +0.5 | ٧ |
| V _{OL} | Output Low-voltage ⁽¹⁾ (Ports 1,2,3) | I _{OL} = 1.6 mA | | 0.45 | ٧ |
| V _{OL1} | Output Low-voltage ⁽¹⁾ (Port 0, ALE, PSEN) | I _{OL} = 3.2 mA | | 0.45 | V |
| | | $I_{OH} = -60 \ \mu A, \ V_{CC} = 5V \pm 10\%$ | 2.4 | | ٧ |
| V_{OH} | Output High-voltage (Ports 1,2,3, ALE, PSEN) | I _{OH} = -25 μA | 0.75 V _{CC} | | ٧ |
| | (1 0110 1,2,0, 112, 1 02.14) | I _{OH} = -10 μA | 0.9 V _{CC} | | ٧ |
| | | $I_{OH} = -800 \ \mu A, \ V_{CC} = 5V \pm 10\%$ | 2.4 | | V |
| V_{OH1} | Output High-voltage (Port 0 in External Bus Mode) | Ι _{ΟΗ} = -300 μΑ | 0.75 V _{CC} | | ٧ |
| | (Corto in External Bue Mode) | I _{OH} = -80 μA | 0.9 V _{CC} | | ٧ |
| I _{IL} | Logical 0 Input Current (Ports 1,2,3) | V _{IN} = 0.45V | | -50 | μΑ |
| I _{TL} | Logical 1 to 0 Transition Current (Ports 1,2,3) | $V_{IN} = 2V$, $V_{CC} = 5V \pm 10\%$ | | -650 | μΑ |
| I _{LI} | Input Leakage Current (Port 0, EA) | 0.45 < V _{IN} < V _{CC} | | ±10 | μA |
| RRST | Reset Pull-down Resistor | | 10 | 30 | kΩ |
| C _{IO} | Pin Capacitance | Test Freq. = 1 MHz, T _A = 25°C | | 10 | pF |
| | Dower Cumply Comment | Active Mode, 12 MHz | | 25 | mA |
| I _{CC} | Power Supply Current | Idle Mode, 12 MHz | | 6.5 | mA |
| | Power-down Mode ⁽¹⁾ | V _{CC} = 5.5V | | 100 | μΑ |

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.






29. AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ \overline{PROG} , and \overline{PSEN} = 100 pF; load capacitance for all other outputs = 80 pF.


29.1 External Program and Data Memory Characteristics

| | | 12 MHz (| Oscillator | Variable | Oscillator | |
|---------------------|---|----------|------------|-------------------------|-------------------------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| 1/t _{CLCL} | Oscillator Frequency | | | 0 | 33 | MHz |
| t _{LHLL} | ALE Pulse Width | 127 | | 2t _{CLCL} -40 | | ns |
| t _{AVLL} | Address Valid to ALE Low | 43 | | t _{CLCL} -25 | | ns |
| t _{LLAX} | Address Hold after ALE Low | 48 | | t _{CLCL} -25 | | ns |
| t _{LLIV} | ALE Low to Valid Instruction In | | 233 | | 4t _{CLCL} -65 | ns |
| t _{LLPL} | ALE Low to PSEN Low | 43 | | t _{CLCL} -25 | | ns |
| t _{PLPH} | PSEN Pulse Width | 205 | | 3t _{CLCL} -45 | | ns |
| t _{PLIV} | PSEN Low to Valid Instruction In | | 145 | | 3t _{CLCL} -60 | ns |
| t _{PXIX} | Input Instruction Hold after PSEN | 0 | | 0 | | ns |
| t _{PXIZ} | Input Instruction Float after PSEN | | 59 | | t _{CLCL} -25 | ns |
| t _{PXAV} | PSEN to Address Valid | 75 | | t _{CLCL} -8 | | ns |
| t _{AVIV} | Address to Valid Instruction In | | 312 | | 5t _{CLCL} -80 | ns |
| t _{PLAZ} | PSEN Low to Address Float | | 10 | | 10 | ns |
| t _{RLRH} | RD Pulse Width | 400 | | 6t _{CLCL} -100 | | ns |
| t _{WLWH} | WR Pulse Width | 400 | | 6t _{CLCL} -100 | | ns |
| t _{RLDV} | RD Low to Valid Data In | | 252 | | 5t _{CLCL} -90 | ns |
| t _{RHDX} | Data Hold after RD | 0 | | 0 | | ns |
| t _{RHDZ} | Data Float after RD | | 97 | | 2t _{CLCL} -28 | ns |
| t _{LLDV} | ALE Low to Valid Data In | | 517 | | 8t _{CLCL} -150 | ns |
| t _{AVDV} | Address to Valid Data In | | 585 | | 9t _{CLCL} -165 | ns |
| t _{LLWL} | ALE Low to RD or WR Low | 200 | 300 | 3t _{CLCL} -50 | 3t _{CLCL} +50 | ns |
| t _{AVWL} | Address to \overline{RD} or \overline{WR} Low | 203 | | 4t _{CLCL} -75 | | ns |
| t _{QVWX} | Data Valid to WR Transition | 23 | | t _{CLCL} -30 | | ns |
| t _{QVWH} | Data Valid to WR High | 433 | | 7t _{CLCL} -130 | | ns |
| t _{WHQX} | Data Hold after WR | 33 | | t _{CLCL} -25 | | ns |
| t _{RLAZ} | RD Low to Address Float | | 0 | | 0 | ns |
| t _{WHLH} | RD or WR High to ALE High | 43 | 123 | t _{CLCL} -25 | t _{CLCL} +25 | ns |

30. External Program Memory Read Cycle




31. External Data Memory Read Cycle








32. External Data Memory Write Cycle



33. External Clock Drive Waveforms



34. External Clock Drive


| Symbol | Parameter | Min | Max | Units |
|---------------------|----------------------|-----|-----|-------|
| 1/t _{CLCL} | Oscillator Frequency | 0 | 33 | MHz |
| t _{CLCL} | Clock Period | 30 | | ns |
| t _{CHCX} | High Time | 12 | | ns |
| t _{CLCX} | Low Time | 12 | | ns |
| t _{CLCH} | Rise Time | | 5 | ns |
| t _{CHCL} | Fall Time | | 5 | ns |

35. Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for $V_{\rm CC}$ = 4.0V to 5.5V and Load Capacitance = 80 pF.

| | | | dz Osc | Variable (| | |
|-------------------|--|-----|--------|---------------------------|---------------------------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| t _{XLXL} | Serial Port Clock Cycle Time | 1.0 | | 12t _{CLCL} | | μs |
| t _{QVXH} | Output Data Setup to Clock Rising Edge | 700 | | 10t _{CLCL} - 133 | | ns |
| t _{XHQX} | Output Data Hold after Clock Rising Edge | 50 | | 2t _{CLCL} - 80 | | ns |
| t _{XHDX} | Input Data Hold after Clock Rising Edge | 0 | | 0 | | ns |
| t _{XHDV} | Clock Rising Edge to Input Data Valid | | 700 | | 10t _{CLCL} - 133 | ns |

36. Shift Register Mode Timing Waveforms




37. AC Testing Input/Output Waveforms⁽¹⁾



Note:

1. AC Inputs during testing are driven at V_{CC} - 0.5V for a logic 1 and 0.45V for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{II} max. for a logic 0.

38. Float Waveforms⁽¹⁾



Note:

 For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.



39. Ordering Information

39.1 Standard Package

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|----------------|-----------------|----------------|---------|---|
| | | AT89C51RC-24AC | 44A | Commercial |
| | | AT89C51RC-24JC | 44J | • |
| 0.4 | 4.0\/+= 5.5\/ | AT89C51RC-24PC | 40P6 | (0°C to 70°C) |
| 24 | 4.0V to 5.5V | AT89C51RC-24AI | 44A | ا مناسعا |
| | | AT89C51RC-24JI | 44J | Industrial |
| | | AT89C51RC-24PI | 40P6 | (-40°C to 85°C) |
| | | AT89C51RC-33AC | 44A | Commonsial |
| 33 | 33 4.5V to 5.5V | AT89C51RC-33JC | 44J | Commercial |
| | | AT89C51RC-33PC | 40P6 | (0°C to 70°C) |


39.2 Green Package Option (Pb/Halide-free)

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|----------------|-----------------|----------------|---------|-----------------|
| | | AT89C51RC-24AU | 44A | Industrial |
| 24 | 4.0V to 5.5V | AT89C51RC-24JU | 44J | Industrial |
| | | AT89C51RC-24PU | 40P6 | (-40°C to 85°C) |

| | Package Type | | | | |
|------|--|--|--|--|--|
| 44A | 44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP) | | | | |
| 44J | 44J 44-lead, Plastic J-leaded Chip Carrier (PLCC) | | | | |
| 40P6 | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | | | | |

40. Package Information

40.1 44A - TQFP



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE 1.20 Α _ _ Α1 0.05 0.15 A2 0.95 1.00 1.05 D 11.75 12.00 12.25 D1 9.90 10.00 10.10 Note 2 Ε 11.75 12.00 12.25 E1 9.90 10.00 10.10 Note 2 В 0.30 _ 0.45 С 0.09 0.20 L 0.45 0.75 0.80 TYP

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

| <u>AIMEL</u> | 2325 Orchard Parkway | | |
|--------------|--|--|--|
| | 2325 Orchard Parkway San Jose, CA 95131 | | |


| 44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, |
|--|
| 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) |


| DRAWING NO. | REV. |
|-------------|------|
| 44A | В |





40.2 44J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|--------|-----------|--------|--------|
| Α | 4.191 | _ | 4.572 | |
| A1 | 2.286 | _ | 3.048 | |
| A2 | 0.508 | _ | _ | |
| D | 17.399 | _ | 17.653 | |
| D1 | 16.510 | _ | 16.662 | Note 2 |
| Е | 17.399 | _ | 17.653 | |
| E1 | 16.510 | _ | 16.662 | Note 2 |
| D2/E2 | 14.986 | _ | 16.002 | |
| В | 0.660 | _ | 0.813 | |
| B1 | 0.330 | _ | 0.533 | |
| е | | 1.270 TYF |) | |

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AC.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.


10/04/01


2325 Orchard Parkway San Jose, CA 95131


| TITLE | |
|--|----|
| 44J, 44-lead, Plastic J-leaded Chip Carrier (PLC | C) |

DRAWING NO. REV. 44J В

40.3 40P6 - PDIP







Notes:

- 1. This package conforms to JEDEC reference MS-011, Variation AC.
- 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

Parkway

95131

COMMON DIMENSIONS

(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
|--------|--------|-----------|--------|--------|
| А | _ | _ | 4.826 | |
| A1 | 0.381 | _ | _ | |
| D | 52.070 | _ | 52.578 | Note 2 |
| Е | 15.240 | _ | 15.875 | |
| E1 | 13.462 | _ | 13.970 | Note 2 |
| В | 0.356 | _ | 0.559 | |
| B1 | 1.041 | _ | 1.651 | |
| L | 3.048 | _ | 3.556 | |
| С | 0.203 | _ | 0.381 | |
| eB | 15.494 | _ | 17.526 | |
| е | | 2.540 TYF | • | |

09/28/01

| AMEL | 2325 Orchard | |
|------|--------------|--|
| | San Jose, CA | |

TITLE $\bf 40P6,\, 40\text{-lead}$ (0.600"/15.24 mm Wide) Plastic Dual Inline Package (PDIP) DRAWING NO. REV. 40P6

В





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel[®], logo and combinations thereof, and others, are registered trademarks, and Everywhere You AreSM and others are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

